518 Rec'd PCT/PTO 1 0 AUG 2001

FORM PTO-1390 (REV 18-2000)	U.S. DEPARTME	ATTORNEY'S DOCKET NUMBER			
TRAN		O THE UNITED STATES	Klemt 1		
		D OFFICE (DO/EO/US)	U.S. APPLICATION NO. (If known, see 37 CFR 1.5)		
		G UNDER 35 U.S.C. 371	Unknow 19/913364		
PCT/DE00	NAL APPLICATION NO. I 0/00368	PRIORITY DATE CLAIMED 10 February 1999			
TITLE OF INVENTION A SWITCHING ARRANGEMENT FOR GALVANICALLY INSULATED					
	S) FOR DO/EO/US	LED POWER SWITCH			
	<u>íchael Klemt, et a</u>	1			
	with submits to the United States I	Designated/Elected Office (DO/EO/US) the follo	wing items and other information:		
1. X This	s is a FIRST submission of items of	concerning a filing under 35 U.S.C. 371.			
		submission of items concerning a filing under			
3. This	s is an express request to promptly	begin national examination procedures (35 U.S	.C. 371(f)).		
	US has been elected by the expirat	ion of 19 months from the priority date (PCT /	Article 31).		
5. A c	opy of the International Applica	ation as filed (35 U.S.C. 371(c)(2))			
a.		d only if not communicated by the Interna	tional Bureau).		
	has been communicated b				
C.		lication was filed in the United States Rece			
		the International Application as filed (35 International Application under PCT Article			
in a		red only if not communicated by the Intern			
M b.		by the International Bureau.	ational Buleau).		
tal c.		ever, the time limit for making such amend	ments has NOT expired.		
	have not been made and w	vill not be made.	-		
	English language translation of	the amendments to the claims under PCT	Article 19 (35 U.S.C. 371(c)(3)).		
	oath or declaration of the inven	tor(s) (35 U.S.C. 371(c)(4)).			
	English language translation of T Article 36 (35 U.S.C. 371(c)(5	the annexes to the International Preliminar	y Examination Report under		
Start .		~			
	16 below concern document(s)				
P	An Information Disclosure Statement under 37 CFR 1.97 and 1.98.				
12. L An	assignment document for record	ding. A separate cover sheet in compliance	with 37 CFR 3.28 and 3.31 is included.		
13. 🛛 A F	IRST preliminary amendment.				
☐ AS	ECOND or SUBSEQUENT pre	liminary amendment.			
14. 🔲 As	Λ substitute specification.				
15. 🔲 A c	hange of power of attorney and	or address letter.			
16. 🔲 Oth	er items or information:				
		"Express Mail" Mailing Label Number_	EL 490 189 201 US		
		Date of Deposit August 10.			
		I nereby certify that this pa	per or fee is being deposited		
		office to Address at the Office to Address at	al Service "Express Mail Post		
		date indicated above and	e under 37 CFR 1.10 on the is addressed to the Com-		
		missioner of patents and	trade marks, Washington,		
•		D.C. 2023 L	C		
•		Hamlin	Copas, Sec'y		
		MIII MAIN	copas, sec y		

518 Rec'd PCT/PTO 1 0 AUG 2001

Unknown	77773364	VIERNATIONAL APPLICATION NO. PCT/DE00/00368		ATTORNEYS DOX	
17 V The fell	lowing fees are submitted:	1 C17 DE007 00300		CALCULATION	
BASIC NATION	AL FEE (37 CFR 1.492 (a				
Neither intern	ational preliminary examin	ation fee (37 CFR 1.482)		1	
nor internation	nal search fee (37 CFR 1.4	45(a)(2)) paid to USPTO	\$1000.00		
	nal Search Report not prep	ared by the EPO or JPO · · · · · · · e (37 CFR 1.482) not paid to	31000.00		į
USPTO but Ir	nternational Search Report	prepared by the EPO or JPO.			
international s	search fee (37 CFR 1.445(a	(37 CFR 1.482) not paid to USI (2)(2)) paid to USPTO	\$710.00		
International p but all claims	preliminary examination fe did not satisfy provisions o	e paid to USPTO (37 CFR 1.48 of PCT Article 33(1)-(4)	2) · · · · · \$690.00		
International	preliminary examination fe	e paid to USPTO (37 CFR 1.48 T Article 33(1)-(4)	2)		
		PRIATE BASIC FEE AM		\$860.00	1
Surcharge of \$130 months from the	0.00 for furnishing the oath earliest claimed priority da	or declaration later than 2 te (37 CFR 1.492(e)).	30	\$	
CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE		
Total claims	16 - 20 =		X \$18.00	\$	
Independent claims	4 - 3 =	11	X \$80.00	\$80.00	
MULTIPLE DEPE	ENDENT CLAIM(S) (if applic		+ \$270.00	\$	
100	TOTAL	OF ABOVE CALCULAT	TIONS =	\$940.00	
Applicant cl	aims small entity status. by 1/2.	See 37 CFR 1.27. The fees in	ndicated above	s	
i.i.		CUDT	OTAL =	470.00	
Processing fee of	\$130.00 for furnishing the	English translation later than	OTAL =	\$470-00	
months from the	earliest claimed priority dat	te (37 CFR 1.492(f)).	□ 20 □ 30 +	\$	
		TOTAL NATION.	AL FEE =	\$470.00	
Fee for recording accompanied by a	the enclosed assignment (3 an appropriate cover sheet (7 CFR 1.21(h)). The assignme 37 CFR 3.28, 3.31). \$40.00 per	nt must be property +	\$	
int.		TOTAL FEES ENC	LOSED =	\$ 470.00	
				Amount to be refunded:	\$
lini.				charged:	\$
a. XX A check	in the amount of \$_47	0.00 to cover the abov			
b. Please cl A duplic c. The Con overpays there in the NOTE: Where	future please	No in the solosed. rized to charge any additional for the amount of the amount charge any addit. **Cacount The Book of the application to the application to the application to	ees which may be copy of this shit sent he ional fee	e required, or credit eet is enclosed. In rewith or a	any the event at any time
b. Please cl A duplic c. The Con overpays there in the NOTE: Where	nate copy of this sheet is enomissioner is hereby authout the ment to Deposit Account N is any discrept future please above deposit an appropriate time limi o must be filed and grante	closed. rized to charge any additional for 0.02 1653. A duplicate ency in the amoun charge any addit	es which may be copy of this sh t sent he ional fee 5 has not been repending status.	to co e required, or credit eet is enclosed. In erewith or a e, credit of met, a petition to re	any the event at any time r overpaymen
b. Please cl A duplic c. The Con overpays there in the to the NOTE: Where 1.137(a) or (b))	nate copy of this sheet is enomissioner is hereby authout the ment to Deposit Account N is any discrept future please above deposit an appropriate time limi o must be filed and grante	iosed. irzed to charge any additional & o. 0.2 1653. A duplicate ancy in the amount charge any additional & o. 0.2 1653. A duplication to determine the application the application to determine the application the applicatio	es which may be copy of this shot to sent he ional fees to has not been repending status. Rober NAME	to coefficient of the coefficien	any the event at any time r overpaymer wive (37 CFR
b. Please cl A duplic c. The Con overpays there in the to the NOTE: Where 1.137(a) or (b))	missioner is hereby authorment to Deposit Account N is any discrept future please above an opposite the first the first three please above deposite an appropriate three limit must be filled and grante PONDENCE TO: ROBERT W. BECKE 11896 N. HIGHWAY	iosed. irzed to charge any additional & o. 0.2 1653. A duplicate ancy in the amount charge any additional & o. 0.2 1653. A duplication to determine the application the application to determine the application the applicatio	es which may be copy of this ship to send he ional fee 5 has not been a pending status. Robes NAME 26-2	to co e required, or credit cet is enclosed. In urrewith or r e, credit or net, a petition to re RE: RE: Becke	any the event at any time r overpaymer wive (37 CFR
b. Please cl A duplic c. The Con overpayr there in the NOTE: Where 1.137(a) or (b))	missioner is hereby authorment to Deposit Account N is any discrept future please above an opposite the first the first three please above deposite an appropriate three limit must be filled and grante PONDENCE TO: ROBERT W. BECKE 11896 N. HIGHWAY	iosed. irzed to charge any additional & o. 0.2 1653. A duplicate ancy in the amount charge any additional & o. 0.2 1653. A duplication to determine the application the application to determine the application the applicatio	es which may be copy of this ship to send he ional fee 5 has not been a pending status. Robes NAME 26-2	to coefficient of the coefficien	any the event at any time or overpaymen wive (37 CFR
b. Please cl A duplic c. The Con overpays there in the NOTE: Where 1.137(a) or (b))	missioner is hereby authorment to Deposit Account N is any discrept future please above an opposite the first the first three please above deposite an appropriate three limit must be filled and grante PONDENCE TO: ROBERT W. BECKE 11896 N. HIGHWAY	iosed. irzed to charge any additional & o. 0.2 1653. A duplicate ancy in the amount charge any additional & o. 0.2 1653. A duplication to determine the application the application to determine the application the applicatio	es which may be copy of this ship to send he ional fee 5 has not been a pending status. Robes NAME 26-2	to co e required, or credit cet is enclosed. In urrewith or r e, credit or net, a petition to re RE: RE: Becke	the event at any time or overpayme vive (37 CFR



CONTINUED PROSECUTION APPLICATION (CPA) REQUEST TRANSMITTAL

"Express Mail" Mailing Label Number EL 490 189 201 US

Date of Deposit August 10, 2001

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Mary Ann Copas, Secretary

Address to:

5. []

Attorney Docket No.

DIE14483-USCPA

Assistant Commissioner of Patents

First Named Inventor: Rudolf Supe-Dienes

BOX CPA Washington, DC 20231

Examiner:

Clark Dexter

Group/Art Unit: 3724

This is a Request for a [X] continuation or [1] divisional application under 37 CFR 1.53(d), (continued prosecution application (CPA)) of prior U.S. Application No. 09/251,781, filed February 17, 1999, entitled:

BLADE HOLDER WITH CUTTING FORCE ADJUSTMENT INDEPENDENT OF STROKE

1. [X] Enter the unentered amendment previously filed on July 10, 2001 under 37 CFR 1.116 in the prior nonprovisional application.

2.[] A preliminary amendment is enclosed.

3. [] This application is being filed by fewer than all the inventors named in the prior application, 37 CFR 1.53(d)(4).

a. [] DELETE the following inventor(s) named in the prior nonprovisional application: b. [] The inventor(s) to be deleted are set forth on a separate sheet attached hereto.

A new power of attorney or authorization of agent (PTO/SB/81) is enclosed.

Information Disclosure Statement (IDS) is enclosed: a. [] PTO-1449

b. [1 Copies of IDS Citations

CLAIMS	(1) FOR	(2) NUMBER FILED	(3) NUMBER EXTRA	(4) RATE	(5) CALCULATIONS
	TOTAL CLAIMS	4 - 20 =	0	x \$18 =	0
	INDEPENDENT 1 - 3 = 1		1	x \$80 =	0
	MULTIPLE DEPEN	DENT CLAIM(S) (if applicable)	\$ =	0
			BASIC FEE		\$710.00
	Total of above Calculations =				\$710.00
	Reduction by 1/2 for filing by small entity (Note 37 CFR 1.9, 1.27, 1.28).			_	\$355.00
				TOTAL	\$355.00

•	518 Rec'd PCT/PTO 1 0 AUG 2001
- [x]	Small Entity status:
•	A small entity statement is enclosed. A small entity statement was filed in the prior nonprovisional application and such status is still proper and desired. C. [] Is no longer claimed.
7. [X]	It is respectfully requested that, if necessary to effect a timely response in application Serial No. <u>09/251.781</u> filed on <u>February 17., 1999</u> , and/or the instant <u>continued prosecution application</u> , this paper be considered as a Petition for an Extension of Time sufficient to effect a timely response at any time during prosecution. The Commissioner is hereby authorized to credit overpayments or charge the following fees, if not submitted by check, or shortages in any fees to Deposit Account 02-1653 :
	Fees required under 37 CFR 1.16; Fees required under 37 CFR 1.17; Fees required under 37 CFR 1.18.
8. [X]	A check in the amount of \$410.00 is enclosed (basic filing fee \$355.00 and one-month time extension fee \$55.00).
9. [X]	The power of attorney in the prior application is to: Robert W. Becker, Reg. No. 26,255 of ROBERT W. BECKER & ASSOCIATES, 11896 N. Highway 14, Suite B, Tijeras, NM 87059.
10.[X]	Cither: Petition and fee for one month time extension (\$55.00).
Please	address all future communications to: (May only be completed by applicant, or attorney or agent of record.)
ROBEF (Facsin	**W. BECKER & ASSOCIATES, 11896 N. Highway 14, Suite B, Tijeras, New Mexico 87059 Telephone (505) 286-3511 (505) 286-3524).
August	10, 2001
Date	Signature of Attorney or Agent of Record

Robert W. Becker

Typed or Printed name

Mary Ann Copas, Secretary

. · ·

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

"Express Mail" Mailing Label Number EL 490 189 201 US

Date of Deposit August 10, 2001

Date of Deposit AUGUST 10, 2001
I hereby certify that this paper or fee is being deposited with the United States Postal
Foreive "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date
indicated above and is addressed to the Assistant Commissioner for Patents, Washington,

In the Application of Michael Klemt, et al.

Not Yet Known (based on DE 199 05 500.0 filed 10 February 1999, Ser. No.:

DE199 63 330.4 filed 27 December 1999 and PCT/DE00/00368 filed 7

February 2000)

International

Filing Date: 7 February 2000

For:

A SWITCHING ARRANGEMENT FOR GALVANICALLY INSULATED

CONTROL OF A LOAD-CONTROLLED POWER SWITCH

Box PCT

Assistant Commissioner for Patents

Washington, DC 20231

PRELIMINARY AMENDMENT ACCOMPANYING ENTRY INTO NATIONAL STAGE APPLICATION

Sir:

Prior to examination, please amend the above-identified application as follows.

IN THE SPECIFICATION:

On page 1, immediately after the title, please insert the following heading:

-Background of the Invention ---.

On page 2, between lines 11 and 12, please insert the following heading:

--Summary of the Invention --;

Page 2, between lines 16 and 17, please delete "This object is realized by the characterizing features of patent claims one to seven. Advantageous embodiments of the invention are contained in the dependent claims."

On page 3, between lines 15 and 16, please insert the following heading:

--Brief Description of the Drawings ---

Page 5, between lines 20 and 21, please insert the following heading:

-- Description of Preferred Embodiments -- .

On page 13, at the bottom of the page please insert the following paragraph:

--The specification incorporates by reference the disclosure of German priority documents199 05 500.9 of 10 February 1999, 199 63 330.4 of 27 December 1999 and PCT/DE00/00368 of 7 February 2000.

The present invention is, of course, in no way restricted to the specific disclosure of the specification and drawings, but also encompasses any modifications within the scope of the appended claims.—

IN THE CLAIMS:

Please cancel claims 1 - 16, and replace them with the attached claims 17 - 32.

REMARKS

Claims 17 - 32 are pending in the application.

Appropriate headings have been added to the specification, and the abstract and claims from the literal translation have been replaced by an abstract and claims drafted in conformity with U.S. Patent practice.

The application in its amended state is believed to be in condition for allowance. However, should the Examiner have any comments or suggestions, or wish to discuss the merits of the application, the undersigned would very much welcome a telephone call in order to expedite placement of the application into condition for allowance.

Respectfully submitted.

Robert W. Becker Reg. No. 26,255

for Applicant(s)

ROBERT W. BECKER & ASSOCIATES 11896 N. Highway 14, Suite B Tijeras, New Mexico 87059

Telephone: (505) 286-3511 Facsimile: (505) 286-3524

RWB:els

17. A switching arrangement for controlling load-controlled power switches via a transformer which generates positive and negative voltage impulses, comprising:

a transformer for generating positive and negative impulses, the transformer having a primary and a secondary side, the secondary side having discharge circuits and an input for inputting therein voltage impulses in positive and negative directions and having short durations,

two field effect transistors each having a source terminal and a drain terminal, the field effect transistors being connected to the discharge circuits at the secondary side of the transformer and being operable to convert the inputted voltage impulses into voltage impulses in positive and negative directions for controlling the power switch, the impulse duration of the voltage impulses being extended to the beginning of the next input impulses with reversed voltage directions, the source terminal of the first field effect transistor being connected with a discharge circuit and the source terminal of the second field effect transistor being connected with a different discharge circuit, the drain terminal of the first field effect transistor being connected with the gate terminal of the power switch and the drain terminal of the second field effect transistor being connected with a further terminal of the power switch and the gate terminal of the first field effect transistor

being connected via a first resistor with the drain terminal of the second field effect transistor and the gate terminal of the second field effect transistor being connected via a second resistor with the drain terminal of the first field effect transistor.

18. A switching arrangement according to 17, a respective zener diode is connected in series with each of the first and second resistors.

19. A switching arrangement for controlling load-controlled power switches via a transformer which generates positive and negative voltage impulses, comprising:

a transformer for generating positive and negative impulses, the transformer having a primary and a secondary side, the secondary side having discharge circuits and an input for inputting therein voltage impulses in positive and negative directions and having short durations,

two field effect transistors each having a source terminal and a drain terminal, the field effect transistors being connected to the discharge circuits at the secondary side of the transformer and being operable to convert the inputted voltage impulses into voltage impulses in positive and negative directions for controlling the power switch, the impulse duration of the voltage impulses being extended to the beginning of the next input impulses with reversed voltage directions, the source terminal of the first field effect transistor being connected

TOGINAL ORIOT

5

with a discharge circuit and the source terminal of the second field effect transistor being connected with a different discharge circuit, the drain terminal of the first field effect transistor being connected with the gate terminal of the power switch and the drain terminal of the second field effect transistor being connected with a further terminal of the power switch, the gate terminal of the first field effect transistor being connected via a series switch having a first resistor and a first zener diode with the source terminal of the second field effect transistor and the gate terminal of the second field effect transistor being connected via a series switch having a second resistor and a second zener diode with the source terminal of the first field effect transistor.

A switching arrangement for controlling load-controlled power switches via a transformer which generates positive and negative voltage impulses, comprising:

a transformer for generating positive and negative impulses, the transformer having a primary and a secondary side, the secondary side having discharge circuits and an input for inputting therein voltage impulses in positive and negative directions and having short durations.

two field effect transistors each having a source terminal and a drain terminal, the field effect transistors being connected to the discharge circuits at the secondary side of the transformer and being operable to convert the inputted voltage impulses into voltage impulses

5

in positive and negative directions for controlling the power switch, the impulse duration of the voltage impulses being extended to the beginning of the next input impulses with reversed voltage directions, the source terminal of the first field effect transistor being connected with a discharge circuit and the source terminal of the second field effect transistor being connected with a different discharge circuit, the drain terminal of the first field effect transistor being connected with the gate terminal of the power switch and the drain terminal of the second field effect transistor being connected with a further terminal of the power switch and the gate terminal of the first field effect transistor being connected via a series switch having a first resistor and a first zener diode with the source terminal of the second field effect transistor and the gate terminal of the second field effect transistor being connected via a second resistor with the drain terminal of the first field effect transistor.

- 21. A switching arrangement according to claim 20, wherein a second zener diode is connected in series with the second resistor.
- A switching arrangement for controlling load-controlled power switches via a transformer which generates positive and negative voltage impulses, comprising:
- a transformer for generating positive and negative impulses, the transformer having a primary and a secondary side, the secondary side having discharge circuits and an input for inputting

two field effect transistors each having a source terminal and a drain terminal, the field effect transistors being connected to the discharge circuits at the secondary side of the transformer and being operable to convert the inputted voltage impulses into voltage impulses in positive and negative directions for controlling the power switch, the impulse duration of the voltage impulses being extended to the beginning of the next input impulses with reversed voltage directions, the source terminal of the first field effect transistor being connected with a discharge circuit and the source terminal of the second field effect transistor being connected with a different discharge circuit, the drain terminal of the first field effect transistor being connected with the gate terminal of the power switch and the drain terminal of the second field effect transistor being connected with a further terminal of the power switch and the gate terminal of the first field effect transistor being connected via a first resistor with the drain terminal of the second field effect transistor and the gate terminal of the second field effect transistor being connected via a series switch having a second resistor and a second zener diode with the source terminal of the first field effect transistor.

A switching arrangement according to claim 22, wherein 23 a first zener diode is connected in series with the first resistor.

5

- 24. A switching arrangement according to claim 16, wherein a third resistor is connected between the gate terminal and a further terminal of the power switch.
- 25. A switching arrangement according to claim 16, wherein a MOS-FET (metal oxide semiconductor field effect transistor) or an IGBT (insulated gate bipolar transistor) is used as the power switch.
- 26. A switching arrangement according to claim 16, wherein the duration of the voltage impulse inputted into the input of the transformer does not exceed five µs and is less than or equal to the duration of the activation impulse and less than or equal to the deactivation impulse of the power switch.
- 27. A switching arrangement according to claim 16, wherein a respective diode is disposed between each of the field effect transistors between the source terminal and the drain terminal thereof.
- 28. A switching arrangement according to claim 16, wherein an input capacitor is disposed in the power switch between the gate terminal and a further terminal.
- 29. A switching arrangement according to claim 16, wherein the two field effect transistors effect a transformation of the two input impulses into respective longer impulses of which one effects the activation of power switch and the maintenance of the power switch in its activated condition and the other effects the de-activation of the

power switch and maintenance of the power switch in its de-activated condition.

- 30. A switching arrangement according to 29, wherein the duration of the period of the impulse inputted into the input of the transformer corresponds to the durations of the periods of the impulses which effect the control of the power switch.
- 31. A switching arrangement according to claim 16, wherein the durations of the periods of the impulse at the power switch can have a predetermined relationship with one another (duty cycle).
- 32. A switching arrangement according to claim 16, wherein the use of a transformer with oppositely sensed windings of the primary and secondary sides thereof determines the voltage direction of the impulse at the power switch.

. 5

20

A SWITCHING ARRANGEMENT FOR GALVANICALLY INSULATED CONTROL OF A LOAD-CONTROLLED POWER SWITCH

The present invention relates to a switching arrangement for controlling a load-controlled power switch via a transformer with positive and negative voltage impulses.

In a switching arrangement of this type, the impulse is transferred from the primary side of the transformer to the secondary side thereof. This transfer can only be accomplished in an error free manner if the voltage time surfaces of the positive and negative voltage impulses are the same. A power switch requires, for its activation, a positive voltage impulse and, for its de-activation, a negative voltage impulse. In most cases, during periods of the same duration, the relationship between the length or duration of the positive and negative impulses (the duty cycle) changes so that the voltage time surfaces are not equal and the transformer, following a certain time, is saturated. This leads to the consequence that the voltage at the input of the transformer breaks through, or the amplitudes change, in the event that a capacitor is connected in series to an input on the primary side of the transformer. It has also not been heretofore possible to generate, with the help of a transformer, the voltages required for the activation and de-activation of a power switch such

that these voltage impulses are generated in a consistently error-free manner and have the desired duty cycle.

JP 62-25418A discloses a gate driver circuit in which two field effect transistors are disposed on the secondary side of the transformer, the gate terminals of the field effect transistors being coupled directly to the discharge circuits of the transformer.

WO 9311609A1 discloses a switching arrangement in which two different impulse series having differing amplitudes are inputted into the input of the transformer, whereby only the positive impulses of the first impulse series and only the negative impulses of the second impulse series are rectified on the secondary side of the transformer.

The present invention offers a solution to the challenge of providing, in a transformer, short time impulses which do not lead to saturation of the transformer, and providing a preparation of the inputted impulses to the secondary side of the transformer such that the power switch is reliably activated and de-activated.

This object is realized by the characterizing features of patent claims one to seven. Advantageous embodiments of the invention are contained in the dependent claims.

The important advantage of the invention is comprised in the fact that the inputting of only short time input impulses to the activated field effect transistors on the secondary side of the transformer

produces the required longer impulses which ensure the reliable activation and de-activation of the power transistors. Only short impulses are therefore inputted into the transformer, which cannot lead to a saturation of the transformer. If an impulse in the positive direction is at the secondary side of the transformer, one of the two field effect transistors is activated and the free running diode of the other transistor is driven in a forward or pass direction so that the voltage at the secondary side of the transformer is disposed at the power transistor which is to be activated. In connection with an impulse in the negative direction, the transistors perform an opposite function so that the negative voltage is disposed at the power transistor to be activated. If no impulse is provided, the free running diode no longer runs in the forward or pass direction but, instead, is driven in the blocking direction, whereby the voltage at the gate of the power switch remains available as the charge carrier cannot drain.

The present invention is described in further detail in connection with switching configurations shown in the figures of the drawings. The figures of the drawings are:

- Fig. 1 shows a power switch connected with a transformer in accordance with the prior art.
- Fig. 2 shows the switching arrangement of the present invention for controlling a power switch, whereby

the gate terminals of the field effect transistors disposed on the secondary side of the transformer are connected via a series circuit comprising a resistor and a zener diode with the drain terminals of the respective other field effect transistors.

Fig. 3

shows a further embodiment of the switching arrangement of the present invention for controlling a power switch, whereby the gate terminals of the two field effect transistors on the secondary side of the transformer are connected via a series circuit comprising a resistor and a zener diode with the source terminals of the respective other field effect transistor.

Fig. 4

shows a further embodiment of the switching arrangement of the present invention for controlling a power switch, whereby the gate terminal of the first field effect transistor is connected via a series switch comprising a resistor and a zener diode with the source terminal of the second field effect transistor and the gate terminal of the second field effect transistor is connected via a series switch comprising a resistor and a

20

5

zener diode with the drain terminal of the first field effect transistor.

Fig. 5 shows a further embodiment of the switching arrangement of the present invention for controlling a power switch, whereby the gate terminal of the first field effect transistor is connected via a series switch comprising a resistor and a zener diode with the drain terminal of the second field effect transistor and the gate terminal of the second field effect transistor is connected via a series switch comprising a resistor and a zener diode with the source terminal of the first field effect transistor.

Fig. 6 shows in a diagram the arrangement of the voltage impulses inputted into the transformer as a function of time and

Fig. 7 shows in a diagram as a function of time the voltage impulse which, following their preparation by the field effect transistors in the secondary region of the transformer, are at the power switch.

As seen in Fig. 1, in a conventional switching arrangement, a signal Ua is transferred via a transformer Ü to a power switch LT. If

Lit Transl of PCT/DE00/00368 filed February 7, 2000 - Michael Klemt et al - KLEMT1

in an error-free manner to the secondary side of the transformer, the voltage time surfaces of the positive and negative voltage impulses must be the same magnitude. In the event of unequal magnitudes of the voltage time surfaces, the transformer, after the passage of a certain time, will be saturated, which leads to the consequence that the voltage impulses no longer possess the desired plot or form.

the signal on the primary side of the transformer Ü is to be transferred

As seen in Fig. 2, in one embodiment of the switching arrangement of the present invention, the field effect transistors F1 and F2 are activated in the discharge outlets Ü1 and Ü2 of the secondary portion of the transformer Ü. The field effect transistor F1 is disposed with its source terminal S and its drain terminal D connected via an intermediary circuit to an internal diode D1 directly in the discharge circuit Ü1. The gate terminal G of the field effect transistor F1 is connected via an intermediary circuit of a resistor R1 and a zener diode Z1 to the drain terminal D of the field effect transistor F2. The field effect transistor F2 is disposed in the same directional sense with its source terminal S and its drain terminal D via an intermediary circuit of an internal diode D2 in the discharge circuit Ü2. The gate terminal G of the second field effect transistor F2 is connected via an intermediary circuit comprising a resistor R2 and a zener diode Z2 to the drain terminal D of the field effect transistor F1. The gate terminal

20

- 6 -

G of the power switch LT is connected with the drain terminal D of the field effect transistor F1, and the source terminal S of the power switch is connected to the drain terminal D of the second field effect transistor F2. An input capacitor C and a resistor R3 are connected in parallel between the gate terminal G and the source terminal S of the power transistor LT.

The function of the switching arrangement shown in Fig. 2 is as follows: in the input of the transformer Ü, a voltage signal U1 comprising positive impulses (amplitude U1p, duration T1p) and negative impulses (amplitude U1 and, duration T1) are inputted (see Figure 6). In this connection, the duration of the period T of the voltage signal U1 corresponds to the length of the impulse that is prepared on the secondary side of the transformer Ü for controlling the power switch LT for the required period T (T3p, T3n, see Figure 7). The impulses T1p and T1n have the same amplitude and duration. whereby these impulses are purposely configured to have a duration precisely as long as the switching operations of the power switch which is to be controlled, which thereby offers the advantage that, during this critical phase, the power switch sees a low resistance or low impedance source - namely, the primary side impulse generator. The impulse T1p and the impulse T1n are, due to their identical short durations and the identical magnitudes of their amplitudes (i.e., the

20

- 7. -

same voltage time surfaces), transferred without distortion to the secondary side of the transformer Ü.

Upon the inputting of a positive voltage impulse U1p, the diode D1 is driven in the forward or pass direction so that a positive voltage at the gate terminal of the second field effect transistor F2 is available relative to the source terminal S of the second field effect transistor F2 In this manner, the field effect transistor F2 is activated and the drainsource extent of the second field effect transistor F2 is of low resistance or low impedance. Thereafter, a positive impulse with a voltage height U3p=U1p-UD1-UDS2 is at the power transistor LT. In this manner, the power transistor LT is activated. In this connection, the following obtains: UD1 is the voltage drop at the diode D1 in the forward or pass direction and UDS2 is the voltage drop between the drain and the source of the second field effect transistor F2. These two voltage drops are relatively small with respect to U1p, so that the voltage drop U3p is only slightly smaller than U1p. If the voltage U1p drops to zero volts (see Fig. 6), the diode D1 is driven in the blocking direction, whereby the voltage U3p at the gate terminal of the power transistor LT (the voltage at the input capacitor C) remains available at the gate terminal of the power switch LT, since the discharge via the resistor R3 only occurs over a relatively long period. In this manner. the positive voltage U3p remains in effect during the entire duration of - 8 -

5

constant provided by the resistor R3 and the capacitor C is more than ten times greater than that of the period T of the signal U3. Only in this manner can the discharge via the resistor R3 be omitted. The resistor R3 ensures that the gate terminal G of the power transistor LT cannot be electrostatically loaded by de-activated electronics.

In connection with the input of a negative voltage impulse U1n,

T3p (see Fig. 7). In this connection, it is presumed that the time

In connection with the input of a negative voltage impulse U1n, the diode D2 is driven in the forward or pass direction, so that, at the gate terminal of the first field effect transistor F1, a positive voltage is available relative to the source terminal S of the first field effect transistor F1. In this manner, the field effect transistor F1 is activated and the drain-source extent of the first field effect transistor F1 is low resistance or low impedance. Thereafter, a negative impulse is disposed at the power transistor LT having a voltage height U3n=U1n+UD2+UDS1. In this manner, the power transistor LT is deactivated. In this connection, the two voltage drops UD2 and UDS1 are again relatively small with respect to U3n so that the magnitude of U3n is only slightly smaller than the magnitude of U1n. If the voltage U1n drops to zero volts (see Fig. 6), the diode D2 is driven in the blocking direction, whereby the voltage U3n (the voltage at the input capacitor C) remains at the gate of the power transistor LT, since the discharge via the resistor R3 occurs only over a relatively long period.

- 9 -

5

In this manner, the negative voltage U3n remains during the entire duration of T3n (see Fig. 7).

The resistors R1 and R2 are of a special significance: the inductance of the transformer, together with the input capacitor of the field effect transistors, which are disposed between the gate and source terminals, forms a resonant or oscillatory circuit which, without the resistors R1 and R2, would be substantially undamped. A further task of the resistors R1 and R2 is to filter the coupled, high frequency disturbance impulses in a manner such that these impulses do not reach the gate terminals of the field effect transistors F1 and F2. The zener diodes Z1 and Z2 ensure that the input threshold beyond which the field effect transistors F1 and F2 are activated, is raised to the breakdown voltage of the zener diodes. The switching arrangement is thus insensitive to disturbance impulses. These disturbance impulses occur upon the deactivation of the magnetic flow and oscillate around the null or zero point in opposite directions. Further, disturbance impulses arise through the capacitive through-coupled components of the load voltage. Without the heretofore described measures, the disturbance impulses could lead to false activation of the power switch LT.

The difference of the embodiment shown in Fig. 3 is that the gate terminals are connected via a series switch comprising a resistor -- 10 --

Lit Transl of PCT/DE00/00368 filed February 7, 2000 - Michael Klemt et al - KLEMT1

15

20

and zener diodes with the source terminals of the respective other field effect transistor. In Fig. 4, the difference in this embodiment of the switching arrangement of the present invention is that only the field effect transistor F1 is connected via a series switch comprising a resistor and a zener diode with a source terminal of the second field effect transistor F2 and, in the embodiment shown in Fig. 5, only the second field effect transistor F2 is connected via a series switch comprising a resistor and a zener diode with the source terminal of the first field effect transistor F1. If a switching arrangement is used in which one or both of the gate terminals are connected with the source terminal of the respective other field effect transistor, then, in each instance, both components (the zener diode and the resistor) in the intermediary circuit leading to the source terminal must be intermediately activated. In this event, the forward or through voltage of the free running diode (D1, D2) does not participate in the activation and/or de-activation circuit and cannot, therefore, increase the input threshold.

The switching arrangement is suitable for potential free control of load-controlled power switches, especially, MOS-field effect transistors or IGB-transistors. The signal source for the impulse on the primary side of the transformer Ü is purposely chosen to be very low resistance or very low impedance, whereby a rapid activation of the - 11 -

20

power switch LT is made possible. If the duration of one of the impulses T3p or T3n were to be configured to be smaller than the period of the corresponding impulses T1p or T1n, respectively, then the switch component on the primary side of the transformer Ü must be configured to limit the period or duration of the impulse T1p or T1n, respectively, to that of the impulse T3p or T3n, respectively. The switching arrangement can be deployed in a multiple option manner in combination circuit components and inverters for controlling power switches.

The features recited in Claim 16 are provided by a switching arrangement having opposed winding senses on the primary and secondary sides of the transformer. The impulses on the winding outputs Ü1, Ü2 as well as the impulses T3n, T3p at the power transistor LT, have an opposite voltage direction.

By the deployment of the inventive switching arrangement for controlling a load-controlled power switch, significant advantages are realized relative to the heretofore conventional practice: plus and minus voltages are insulated in a galvanic manner during their transfer so that a secure activation and de-activation of the power transistor is ensured. In this manner, the amplitude in the positive and negative directions remains constant independent of the duty cycle. The galvanically insulated transfer permits the control of a power transistor – 12 –

whose potential is substantially higher than the potential of the control electronics. The switching speed of the power transistor is determined or delimited by the output resistance of the impulse source on the primary side of the transformer and can thus be optimally adjusted or set. The integrity of the insulation between the control electronic and the power circuit can be ensured to a very high degree by corresponding configuration of the transformer. A further advantage of this switching arrangement is that the size of the components of the transformer are relatively small, which results from the short impulse duration (T1p and T1n) of the impulse to be transferred, as a consequence of which only a reduced winding count is needed to produce the impulse.

-in the input of the transformer (Ü), voltage impulses (T1p, T1n) in positive and negative directions and having short durations are inputted, these inputted voltage impulses being transformed, by two field effect transistors (F1, F2) connected to the discharge circuits (Ü1,Ü2) at the secondary side of the transformer, into voltage impulses (T3p, T3n) in positive and negative directions for controlling the power switch (LT), the impulse duration of the voltage impulses (T3p, T3n) being extended to the beginning of the next input impulses with reversed voltage directions (T1n, T1p),

-the source terminal of the first field effect transistor (F1) is connected with a discharge circuit (Ü1) and the source terminal of the second field effect transistor (F2) is connected with a different discharge circuit (Ü2),

-the drain terminal of the first field effect transistor (F1) is connected with the gate terminal (G) of the power switch (LT) and the drain terminal of the second field effect transistor (F2) is

20

connected with a further terminal of the power switch (LT) and whereby

-the gate terminal of the first field effect transistor (F1) is connected via a first resistor (R1) with the drain terminal of the second field effect transistor (F2) and the gate terminal of the second field effect transistor (F2) is connected via a second resistor (R2) with the drain terminal of the first field effect transistor (F1).

- A switching arrangement according to 1 characterized in that a respective zener diode is connected in series with each of the first and second resistors (R1, R2).
- A switching arrangement for controlling load-controlled power switches via a transformer which generates positive and negative voltage impulses, wherein

-in the input of the transformer (Ü), voltage impulses (T1p, T1n) in positive and negative directions and having short durations are inputted, these inputted voltage impulses being transformed, by two field effect transistors (F1, F2) connected to the discharge circuits (Ü1,Ü2) at the secondary side of the transformer, into voltage impulses (T3p, T3n) in positive and negative directions for controlling the power switch (LT), the impulse duration of the voltage impulses (T3p, T3n) being - 15 -

5

-the source terminal of the first field effect transistor (F1) is connected with a discharge circuit (Ü1) and the source terminal of the second field effect transistor (F2) is connected with a different discharge circuit (Ü2).

-the drain terminal of the first field effect transistor (F1) is connected with the gate terminal (G) of the power switch (LT) and the drain terminal of the second field effect transistor (F2) is connected with a further terminal of the power switch (LT) and whereby

-the gate terminal of the first field effect transistor (F1) is connected via a series switch having a first resistor (R1) and a first zener diode (Z1) with the source terminal of the second field effect transistor (F2) and the gate terminal of the second field effect transistor (F2) is connected via a series switch having a second resistor (R2) and a second zener diode (Z2) with the source terminal of the first field effect transistor (F1).

 A switching arrangement for controlling load-controlled power switches via a transformer which generates positive and negative voltage impulses, wherein -in the input of the transformer (Ü), voltage impulses (T1p, T1n) in positive and negative directions and having short durations are inputted, these inputted voltage impulses being transformed, by two field effect transistors (F1, F2) connected to the discharge circuits (Ü1,Ü2) at the secondary side of the transformer, into voltage impulses (T3p, T3n) in positive and negative directions for controlling the power switch (LT), the impulse duration of the voltage impulses (T3p, T3n) being extended to the beginning of the next input impulses with reversed voltage directions (T1n, T1p),

-the source terminal of the first field effect transistor (F1) is connected with a discharge circuit (Ü1) and the source terminal of the second field effect transistor (F2) is connected with a different discharge circuit (Ü2),

-the drain terminal of the first field effect transistor (F1) is connected with the gate terminal (G) of the power switch (LT) and the drain terminal of the second field effect transistor (F2) is connected with a further terminal of the power switch (LT) and whereby

-the gate terminal of the first field effect transistor (F1) is connected via a series switch having a first resistor (R1) and a first zener diode (Z1) with the source terminal of the second field

- 17 -

- A switching arrangement according to 4, characterized in that a second zener diode (Z2) is connected in series with the second resistor (R2).
- A switching arrangement for controlling load-controlled power switches via a transformer which generates positive and negative voltage impulses, wherein

-in the input of the transformer (Ü), voltage impulses (T1p, T1n) in positive and negative directions and having short durations are inputted, these inputted voltage impulses being transformed, by two field effect transistors (F1, F2) connected to the discharge circuits (Ü1,Ü2) at the secondary side of the transformer, into voltage impulses (T3p, T3n) in positive and negative directions for controlling the power switch (LT), the impulse duration of the voltage impulses (T3p, T3n) being extended to the beginning of the next input impulses with reversed voltage directions (T1n, T1p).

-the source terminal of the first field effect transistor (F1) is connected with a discharge circuit (Ü1) and the source terminal

20

of the second field effect transistor (F2) is connected with a different discharge circuit (Ü2),

-the drain terminal of the first field effect transistor (F1) is connected with the gate terminal (G) of the power switch (LT) and the drain terminal of the second field effect transistor (F2) is connected with a further terminal of the power switch (LT) and whereby

-the gate terminal of the first field effect transistor (F1) is connected via a first resistor (R1) with the drain terminal of the second field effect transistor (F2) and the gate terminal of the second field effect transistor (F2) is connected via a series switch having a second resistor (R2) and a second zener diode (Z2) with the source terminal of the first field effect transistor (F1).

- A switching arrangement according to 6, characterized in that a 7. first zener diode (Z1) is connected in series with the first resistor (R1).
- A switching arrangement according to one or more of claims 1 8. to 7, characterized in that a third resistor (R3) is connected between the gate terminal (G) and a further terminal of the power switch (LT).

1007 LUNDA . 08 100 L

5

- 9. A switching arrangement according to one or more of claims 1 to 7, characterized in that a MOS-FET (metal oxide semiconductor field effect transistor) or an IGBT (insulated gate bipolar transistor) is used as the power switch (LT).
- A switching arrangement according to one or more of claims 1 10. to 7, characterized in that the duration of the voltage impulse (T1p, T1n) inputted into the input of the transformer (Ü) does not exceed five us and is less than or equal to the duration of the activation impulse (T3p) and less than or equal to the deactivation impulse (T3n) of the power switch (LT).
- 11. A switching arrangement according to one or more of claims 1 to 7, characterized in that a respective diode (D1, D2) is disposed between each of the field effect transistors (F1, F2) between the source terminal (S) and the drain terminal (D) thereof.
- A switching arrangement according to one or more of claims 1 12. to 9, characterized in that an input capacitance (C) is disposed in the power switch (LT) between the gate terminal (G) and a further terminal (S).
- 13. A switching arrangement according to claims 1 to 12. characterized in that the two field effect transistors (F1, F2) effect a transformation of the two input impulses (T1p, T1n) into - 20 -

respective longer impulses of which one effects the activation of power switch (LT) and the maintenance of the power switch (LT) in its activated condition and the other effects the de-activation of the power switch (LT) and maintenance of the power switch (LT) in its de-activated condition.

- 14. A switching arrangement according to 13, characterized in that the duration of the period (T) of the impulse (T1p, T1n) inputted into the input of the transformer (Ü) corresponds to the durations of the periods (T3p + T3n) of the impulses (Tp3, T3n) necessary for the control of the power switch (LT).
- 15. A switching arrangement according to one or more of claims 1 to 7, characterized in that the durations of the periods of the impulse (T3p, T3n) at the power switch (LT) can have a predetermined relationship with one another (duty cycle).
- 16. A switching arrangement according to one or more of claims 1 to 7, characterized in that the use of a transformer (Ü) with oppositely sensed windings of the primary and secondary sides thereof determines the voltage direction of the impulse at the power switch (LT).

Abstract Of The Disclosure

In a switching arrangement for controlling a load-controlled power switch via a transformer Ü, a voltage signal is inputted into the transformer, the voltage signal being comprised of impulses of short duration T1p, T1n in positive and negative directions. Two field effect transistors F1, F2 at the secondary side of the transformer Ü convert the impulses T1p, T1n into impulses T3p, T3n in positive and negative directions which reliably control the power switch LT, the impulse duration of the impulses T3p, T3n being extended to the beginning of the next input impulses with reversed voltage directions T1n, T1p. A diode D1 and D2, respectively, is disposed in each of the field effect transistors F1 and F2 between the source terminal S and the drain terminal D thereof. A respective series switch is activated ahead of the gate terminals of each respective field effect transistor F1 and F2.










Fig. 1. corrsponds to the prior art









COMBINED DECLARATION AND POWER OF ATTORNEY FOR PARENT APPLICATION

As a below named inventor, we hereby declare that:

Our residences	post office addres	ses and citizenships entors of the subject	are as	stated	bel mining	urmemes;	we believe
are the original	first and joint inve	entors of the subject	matter	which i	is claimed and	for which	a patent is
sought of the in	vention entitled:				tille (apple White)	57 11 37	

sought of the invent		•			- 17 - 17 - 18
A SWITCH INSULATE the specification of	HING ARRANGEM ED CONTROL OF which	ENT FOR GALV A LOAD-CONT	VANICALLY PROLLED PO		SH S
is attached to is attached to is attached on 0 herewith.	ereto; 7 February 2000 as	International Applic	ation Ser, No.P		68 and is amended
					ing!
specification, includ	reby state that I have ling the claims, as an knowledge the duty	nerided by any ame	endment referme		material to the
patentability of this	application in accord	lance with Title 37,	Code of Federal	NEW HARONS	Section 1.56.
any foreign application	application in accord reby claim foreign propertion (s) for patent or interest for patent or inventor	riority benefits und inventor's certificate or's certificate havis	er Title 35, Unit Isted below and Ig a filing date		Section 119 of centified below any the application on
which priority is clai	med:			12000	#(I):
Prior	Foreign Applications	s:		16	mority Salmed:
199 05 500.9	Germany	40 5-1	4000	12.00	
199 63 330.4	Germany	10 Februar 27 December	y 1999 ar 1999		HC.
(Number)	(Country)	(Day/Month/Ye	ear Filed)		No No
					10.1
i ne					
application(s) tisted	below:	efit under 35 U.S	.C. § 119(e) of	SIN FAMOU	punes provisional
application(s) listed	below:	efit under 35 U.S	.C. § 119(a) of		putes provisional
application(s) listed	below:	efit under 35 U.S	.C. § 119(a) of		punes provisional
application(s) listed	below:	efit under 35 U.S	.C. § 119(a) of		ptares provisional
appreauon(s) listed	Delow.				positional
(Application Number	er)	(Filing Date)			The state of the s
(Application Number	er)	(Filing Date)			The state of the s
(Application Number and to transact al	eby appoint attorner	(Filing Date) y Robert W. Becke	rr, Reg. No. 26.		this application
(Application Number I her and to transact al telephone calls to (eby appoint attorner business in the F	(Filing Date) y Robert W. Becke Patent and Traden rass all correspond	er, Reg. No. 26,		this application
(Application Number I her and to transact al telephone calls to (11896 N. Highway	eby appoint attorner business in the F 5028-3511. Add 14. Suite B Tilieras	(Filing Date) y Robert W. Becke Patent and Traden ress all correspond	er, Reg. No. <u>26,</u> nerk Office con ence to ROBER		this application
(Application Number I her and to transact at telephone calls to (11896 N. Highway I her	eby appoint attorner business in the f 505) 286-3511. Add 14, Suite B, Tijeras, eby declare that all	(Filing Date) y Robert W. Becke Patent and Traden ress all correspond New Mexico 87059 statements made h	er, Reg. No. 26, nark Office con ence to ROBER		This application Address all ASSOCIATES, Thue and that all
(Application Number I her and to transact at telephone calls to (11896 N. Highway I her	eby appoint attorner business in the f 505) 286-3511. Add 14, Suite B, Tijeras, eby declare that all	(Filing Date) y Robert W. Becke Patent and Traden ress all correspond New Mexico 87059 statements made h	er, Reg. No. 26, nark Office con ence to ROBER		This application Address all ASSOCIATES, Thue and that all
(Application Number of the and to transact at telephone calls to (11956 N. Highway I her statements made or made with the kno imprisonment, or bi	eby appoint attorney business in the f 505) 286-3511. Add 14, Sulte B, Tijeras, j eby declare that all information and be widedge that wilffur f but burder. Section 16	(Filing Date) y Robert W. Becke Patent and Trader ress all correspond New Mexico 87059 statements made h islef are believed to false statements a	or, Reg. No. 26,1 nark Office con ence to ROBER erein of my own be true; and fund the fike so a		This application Address all ASSOCIATES, Thue and that all
(Application Number of the and to transact at telephone calls to (11956 N. Highway I her statements made or made with the kno imprisonment, or bi	eby appoint attorner business in the F 5028-3511. Add 14. Suite B Tilieras	(Filing Date) y Robert W. Becke Patent and Trader ress all correspond New Mexico 87059 statements made h islef are believed to false statements a	or, Reg. No. 26,1 nark Office con ence to ROBER erein of my own be true; and fund the fike so a		This application Address all ASSOCIATES, Thue and that all
(Application Number of the and to transact at telephone calls to (11896 N. Highway I her statements made or made with the kno imprisonment, or bistatements may jec	eby appoint attorney business in the f 505) 286-3511. Add 14, Sulte B, Tijeras, j eby declare that all information and be widedge that wilfur a but declare the delivery but declare the delivery but declare the validity of	(Filing Date) y Robert W. Becke Patent and Trader ress all correspond New Mexico 87059 statements made h islef are believed to false statements a 001 of Title 18 of th of the application or	or, Reg. No. 26,1 nark Office con ence to ROBER erein of my own be true; and fund the fike so a		This application Address all ASSOCIATES, Thue and that all
(Application Number of the and to transact at telephone calls to (11896 N. Highway I her statements made or made with the kno imprisonment, or bistatements may jec	eby appoint attorney business in the f 505) 286-3511. Add 14, Sulte B, Tijeras, j eby declare that all information and be widedge that wilffur f but burder. Section 16	(Filing Date) y Robert W. Becke Patent and Trader ress all correspond New Mexico 87059 statements made h islef are believed to false statements a 001 of Title 18 of th of the application or	or, Reg. No. 26,1 nark Office con ence to ROBER erein of my own be true; and fund the fike so a		This application Address all ASSOCIATES, Thue and that all
(Application Number and to transact at telephone calls to (11996 N. Highway I her statements made or made with the kno imprisonment, or betterments may jec Full name of sole or inventor's signature	eby appoint attorney in business in the fig. 505; 286-3511. Additionally stated in information and be wildedge that willful oth, under Section 14 pardize the validity of first inventor; MICLU.	(Filing Date) y Robert W. Becke Patent and Trader ress all correspond New Mexico 87059 statements made h elief are believed to alse statements a 001 of Title 18 of th of the application or AEL KLEMT.	ir, Reg. No. 26, nerk Office con ence to ROBER ence to ROBER be true; and fund the like so see United State United State any patent issue		This application Address all ASSOCIATES, Thue and that all
(Application Number and to transact at telephone calls to (11896 N. Highway Inder statements may be under the control of the c	eby appoint attorner I business in the f 505) 286-3511. Add 14, Suite B, Tijeras, eby declare that all information and be wiedge that willful pardize the validity o first inventor; MICHA att 60 D-80090 Mm	(Filing Date) y Robert W. Becke Patent and Trader ress all correspond New Mexico 87059 statements made h elief are believed to alse statements a 001 of Title 18 of th of the application or AEL KLEMT.	ir, Reg. No. 26, nerk Office con ence to ROBER ence to ROBER be true; and fund the like so see United State United State any patent issue		Ihis application Address all ASSOCIATES, A
(Application Number and to transact at telephone calls to (11996 N. Highway I her statements made or made with the kno imprisonment, or be statements may jee Full name of sole or Inventor's signature Residence: Loffiers	eby appoint attorney f business in the f 505, 286-3511. Add 14, Sulte B. Tiliera bety declare that all in information and be widedge that willful f oth, under Section 14 pardize the validity of first inventor: MICLE 14, 14, 15, 15, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16	(Filing Date) y Robert W. Becke Patent and Trader ress all correspond New Mexico 87059 statements made h elief are believed to alse statements a 001 of Title 18 of th of the application or AEL KLEMT.	ir, Reg. No. 26, nerk Office con ence to ROBER ence to ROBER be true; and fund the like so see United State United State any patent issue		This application Address all ASSOCIATES, Thue and that all
(Application Number and to transact at telephone calls to (11996 N. Highway I her statements made or made with the kno imprisonment, or betterments may jee Full name of sole or inventor's signature Residence: Lofflers (Citzenshiy: Germal Post Office Address	eby appoint attorney in business in the fig. 505; 286-3511. Additionally stated in information and be deep declare that all in information and be widedge that willful oth, under Section 14 or first inventor: MIGLE and the validity of the control	(Filing Date) y Robert W. Becke Patent and Trader ress all correspond New Mexico 87059 statements made h elief are believed to alse statements a 001 of Title 18 of tr of the application or AEL KLEMT. Date: Chief, Germany	ir, Reg. No. 26, nerk Office con ence to ROBER ence to ROBER be true; and fund the like so see United State United State any patent issue		Ihis application Address all ASSOCIATES, A
(Application Number and to transact at telephone calls to (11996 N. Highway I her statements made or made with the kno imprisonment, or betterments may jee Full name of sole or inventor's signature Residence: Lofflers (Citzenshiy: Germal Post Office Address	eby appoint attorney f business in the f 505, 286-3511. Add 14, Sulte B. Tiliera bety declare that all in information and be widedge that willful f oth, under Section 14 pardize the validity of first inventor: MICLE 14, 14, 15, 15, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16	(Filing Date) y Robert W. Becke Patent and Trader ress all correspond New Mexico 87059 statements made h elief are believed to alse statements a 001 of Title 18 of tr of the application or AEL KLEMT. Date: Chief, Germany	ir, Reg. No. 26, nerk Office con ence to ROBER ence to ROBER be true; and fund the like so see United State United State any patent issue		Ihis application Address all ASSOCIATES, A
(Application Number and to transact at telephone calls to (11996 N. Highway I her statements made or made with the kno imprisonment, or betterments may jee Full name of sole or inventor's signature Residence: Lofficer Address Full name of second	eby appoint attorney in business in the first inventor and in a suppose that all in information and be business the validity of the section if a suppose in the section if a suppose in the section in th	(Filing Date) y Robert W. Becke Patent and Trader ress all correspond New Mexico 87059 statements made h slef are believed to also statements a 001 of Title 18 of th of the application or AEL KLEMT Licher, Germany	or, Reg. No. 26, ask Office cogners to ROBEr erein of my own be true; and fund the like so a se United States any patent issue 8/4/01		Ihis application Address all ASSOCIATES, A
(Application Number and to transact at telephone calls to (11896 N. Highway Indeed with the known and the statements may fee impresonment, or bestatements may fee inventor's signature Residence: Lofflers Citizenship: German Post Office Address Full name of second inventor's signature fost Office Signature fost Office Address Full name of second inventor's signature for the signature for	eby appoint attorner I business in the F 505) 286-3511. Add 14, Sulte B, Tijeras, eby declare that all in information and be wiedge that willful by action 10 pardize the validity o first inventor: MICHA the 6c, D-80999 Mon in S Same as Above d inventor, KARLHEI MULLIAN	(Filing Date) y Robert W. Becke Patent and Trader ress all correspond New Mexico 87059 statements made h sief are believed to false statements at off the application or AEL KLEMT LODA Date: NZ KLEMT	or, Reg. No. 26, ask Office cogners to ROBEr erein of my own be true; and fund the like so a se United States any patent issue 8/4/01		Ihis application Address all ASSOCIATES, A
(Application Number and to transact at telephone calls to (1896 N. Highway In Inerstatements made or made with the kno imprisonment, or bistatements may fee full name of sole or inventor's signature Residence: Lofflers Citizenship: Germa Post Office Address Full name of second inventor's signature Residence: Am Augustate Citizenship: Germa Citizenship:	eby appoint attorner I business in the IF 505) 286-3511. Addi 14, Sulte B, Tiljeras, leby declare that all in information and be wiedge that willful in the uniformation and be wiedge that willful in pardize the validity of first inventor; MICHA the Gc, D-80999 Münn is Same as Above I inventor, KARLHEI Mallum John Same as Above I inventor, KARLHEI John J. John	(Filing Date) y Robert W. Becke Patent and Trader ress all correspond New Mexico 87059 statements made h sief are believed to false statements at off the application or AEL KLEMT LODA Date: NZ KLEMT	or, Reg. No. 26, ask Office cogners to ROBEr erein of my own be true; and fund the like so a se United States any patent issue 8/4/01		Ihis application Address all ASSOCIATES, A
(Application Number and to transact at telephone calls to (11996 N. Highway. I her statements made or made with the knot imprisonment, or be statements made or full name of sole or inventor's signature Residence: Loffers Full name of secons (Full name of secons inventor's signature Residence: Am August 1997).	eby appoint attorner I business in the IF 505) 286-3511. Addi 14, Sulte B, Tiljeras, leby declare that all in information and be wiedge that willful in the uniformation and be wiedge that willful in pardize the validity of first inventor; MICHA the Gc, D-80999 Münn is Same as Above I inventor, KARLHEI Mallum John Same as Above I inventor, KARLHEI John J. John	(Filing Date) y Robert W. Becke Patent and Trader ress all correspond New Mexico 87059 statements made h sief are believed to false statements at off the application or AEL KLEMT LODA Date: NZ KLEMT	or, Reg. No. 26, ask Office cogners to ROBEr erein of my own be true; and fund the like so a se United States any patent issue 8/4/01		Ihis application Address all ASSOCIATES, A
(Application Number and to transact at telephone calls to (1896 N. Highway In Inerstatements made or made with the kno imprisonment, or bistatements may fee full name of sole or inventor's signature Residence: Lofflers Citizenship: Germa Post Office Address Full name of second inventor's signature Residence: Am Augustate Citizenship: Germa Citizenship:	eby appoint attorner I business in the IF 505) 286-3511. Addi 14, Sulte B, Tiljeras, leby declare that all in information and be wiedge that willful in the uniformation and be wiedge that willful in pardize the validity of first inventor; MICHA the Gc, D-80999 Münn is Same as Above I inventor, KARLHEI Mallum John Same as Above I inventor, KARLHEI John J. John	(Filing Date) y Robert W. Becke Patent and Trader ress all correspond New Mexico 87059 statements made h sief are believed to false statements at off the application or AEL KLEMT LODA Date: NZ KLEMT	or, Reg. No. 26, ask Office cogners to ROBEr erein of my own be true; and fund the like so a se United States any patent issue 8/4/01		Ihis application Address all ASSOCIATES, A
(Application Number and to transact at telephone calls to (1896 N. Highway In Inerstatements made or made with the kno imprisonment, or bistatements may fee full name of sole or inventor's signature Residence: Lofflers Citizenship: Germa Post Office Address Full name of second inventor's signature Residence: Am Augustate Citizenship: Germa Citizenship:	eby appoint attorner I business in the IF 505) 286-3511. Addi 14, Sulte B, Tiljeras, leby declare that all in information and be wiedge that willful in the uniformation and be wiedge that willful in pardize the validity of first inventor; MICHA the Gc, D-80999 Münn is Same as Above I inventor, KARLHEI Mallum John Same as Above I inventor, KARLHEI John J. John	(Filing Date) y Robert W. Becke Patent and Trader ress all correspond New Mexico 87059 statements made h sief are believed to false statements at off the application or AEL KLEMT LODA Date: NZ KLEMT	or, Reg. No. 26, ask Office cogners to ROBEr erein of my own be true; and fund the like so a se United States any patent issue 8/4/01		Ihis application Address all ASSOCIATES, A

United States Patent & Trademark Office Office of Initial Patent Examination -- Scanning Division



#	
Œ.	Application deficiencies found during scanning:
Ž	□ Page(s) of
ಗ	for scanning.

were not present

□ Page(s) of were not present

for scanning. (Document title)

Scanned copy is best available. Declaration

(Document title)